User Tools

Site Tools


experiment_picosdr

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Last revision Both sides next revision
experiment_picosdr [2016/03/22 16:38]
lbeseme [Setup with GRC]
experiment_picosdr [2016/03/22 16:56]
lbeseme [Setup with GRC]
Line 69: Line 69:
   * **RX Low Pass Filter Bandwith** -> This is a configurable analog filter within the RX path. You may set it to any value in the available list. The values are bandwidths on each side of the center frequencies.   * **RX Low Pass Filter Bandwith** -> This is a configurable analog filter within the RX path. You may set it to any value in the available list. The values are bandwidths on each side of the center frequencies.
   * **RX Band-Pass Filter** -> This is to select a band-pass filter from the filter bank.   * **RX Band-Pass Filter** -> This is to select a band-pass filter from the filter bank.
 +  * **Reference Clock Control** -> This is to select who controls the Reference Clock between the Host and the FPGA. Select Host.
 +  * **Radio Frequency Control** -> This is to select who controls the Radio Frequency between the Host and the FPGA. Select Host.
 +  * **RX Gain Control** -> This is to select who controls the RX Gain between the Host and the FPGA. Select Host.
 +  * **PLL/CPLD Control** -> This is to select who controls the PLL/CPLD(io expanders) between the Host and the FPGA. Select Host.
 +
 +#### Radio420 TX
 +
 +This block is used to configure the TX path for one card of one board (a 2x2 Pico has one board with 2 cards).
 +
 +Let's explain all parameters you have to set:
 +  * **Target ID** -> This correspond to the ID of the corresponding Carrier Perseus Board block.
 +  * **Block priority** -> used to init one card before an other.
 +  * **Card number** -> Used to specify either you are using card 1 or 2.
 +  * **Enable** -> Allow to disable a path.
 +  * **Reference** -> Must be internal for card 1 and external for card 2.
 +  * **TX frequency** -> Baseband frequency.
 +  * **Data rate** -> Must twice the sample rate (because of the I/Q signal).
 +  * **Automatic Calibration** -> When automatic calibration is enabled, a calibration algorithm will be run during initialization to minimize LO leakage, IQ gain and phase imbalance. It is recommended to enable it.
 +  * **Band** -> Must be set regarding your baseband frequency.
 +  * **Update Rate** -> How often to update the gain. This value is in Hertz.
 +  * **TX VGA1 gain** -> Transmit amplifier 1. Can be set from -35 dB to -4 dB.
 +  * **TX VGA2 gain** -> Transmit amplifier 2. Can be set from 0 to 25 dB.
 +  * **TX gain 3** -> Transmist amplifier 3. Can be set from -13 dB to 18 dB.
 +  * **TX Low Pass Filter Bandwidth** -> This is a configurable analog filter within the TX path. You may set it to any value in the available list. The values are bandwidths on each side of the center frequencies.
   * **Reference Clock Control** -> This is to select who controls the Reference Clock between the Host and the FPGA. Select Host.   * **Reference Clock Control** -> This is to select who controls the Reference Clock between the Host and the FPGA. Select Host.
   * **Radio Frequency Control** -> This is to select who controls the Radio Frequency between the Host and the FPGA. Select Host.   * **Radio Frequency Control** -> This is to select who controls the Radio Frequency between the Host and the FPGA. Select Host.
experiment_picosdr.txt ยท Last modified: 2016/03/22 18:15 by lbeseme